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We have produced solution-processed thin films of 6,13-bis(triisopropyl-silylethynyl) pentacene with grain
sizes from a few micrometers up to millimeter scale by lateral crystallization from a rectangular stylus.
Grains are oriented along the crystallization direction, and the grain size transverse to the crystallization
direction depends inversely on the writing speed, hence forming a regular array of oriented grain boundaries
with controllable spacing. We utilize these controllable arrays to systematically study the role of large-angle
grain boundaries in carrier transport and charge trapping in thin film transistors. The effective mobility scales
with the grain size, leading to an estimate of the potential drop at individual large-angle grain boundaries of
more than one volt. This result indicates that the structure of grain boundaries is not molecularly abrupt,
which may be a general feature of solution processed small molecule organic semiconductor thin films where
relatively high energy grain boundaries are typically formed. This may be due to the crystal Transient
measurements after switching from positive to negative gate bias or between large and small negative gate
bias reveal reversible charge trapping with time constants on the order of 10 s, and trap densities that are
correlated with grain boundary density. We suggest that charge diffusion along grain boundaries and other
defects is the rate determining mechanism of the reversible trapping.
PACS numbers: 72.80.Le, 73.50.-h, 73.61.-r, 68.55.-a, 81.15.Lm, 73.50.Gr, 61.72.Mm
Keywords: Organic semiconductor, grain boundary, mobility, trapping, solution processing
I. INTRODUCTION
Conjugated polymers and organic small molecules such
as polythiophenenes1,2 and pentacenes3–5 are of cur-
rent interest because of their potential for low cost
large area fabrication of various electronic devices such
as solar cells,6–8 light-emitting diodes9 and thin film
transistors.10–14 Organic semiconductor devices have ad-
vanced rapidly in terms of overall performance since
mobilities exceeding 1 cm2V−1s−1 were first demon-
strated in pentacene thin film transistors.13,15 In addi-
tion, an understanding of the fundamental mechanisms
related to bias stress and other charge trapping effects is
emerging.16 There has also been continuing progress in
producing materials and processing methods with bet-
ter overall uniformity and lifetime.17,18 Research on new
methods for solution processing remains a key area, as
well as understanding how such processes produce desir-
able thin film properties.
Laterally directed film deposition from liquid solutions
can produce highly oriented films.19–23 Drop casting with
controllable drying can also produce films with a high
degree of local orientation, but with circular symmetry
on a mesoscopic scale.24,25 A number of other methods
have also been devised which give some degree of orien-
tation and control of grain structure.26 Our method uti-
lizes directed deposition from a hollow stylus composed
of a rectangular glass capillary, and is based on a process
that has been previously shown to produce oriented films
with large grain size.21 We have recently developed the
method further in order to vary the grain size through
variation in the writing speed and substrate tempera-
ture. In this paper, we demonstrate the control of grain
structure, the effect of grain boundaries on carrier trans-
port, and reversible charge trapping for organic field-
effect transistors fabricated with 6,13-bis(triisopropyl-
silylethynyl)(TIPS) pentacene as the semiconductor ma-
terial.
In Sec. III we describe results that show that semi-
periodic arrays of parallel grain boundaries can be ob-
tained, typically with just two dominant grain orienta-
tions in a twin configuration leading to a well-defined
grain boundary since the orientation of the grain on each
side of the boundary as well as the orientation of the
boundaries themselves are aligned with the writing direc-
tion. These structures make it possible to systematically
characterize the effect of the grain boundaries on thin film
transistor carrier mobility, which we discuss in Sec. IV.
Small numbers, as few as four grain boundaries oriented
so that they maximally impede the carrier flow are found
to reduce the measured field effect mobility by a signifi-
cant factor. This effect is shown to be highly reproducible
over arrays of transistors with channels oriented parallel
and perpendicular to the film writing direction, and the
effect also depends on the orientation of the boundaries.
Studies of transient phenomena in organic thin film
transistors have previously found that effects can be di-
vided into reversible and irreversible mechanisms, i.e.
mechanisms with time scales of ∼10 s vs. mechanisms
with time scales that can reach many hours.27 The slow
mechanism is often referred to as the bias stress effect,
and has been studied for a number of organic semicon-
2FIG. 1. Schematic of hollow capillary writing process and
the well defined twin boundaries. (a) The scheme of writing
process; the writing direction is indicated by the black arrow.
(b) Molecular structure on the substrate, looking down along
the c* direction, the Fresnel (refractive index) ellipsoid is in-
dicated by the oval, the short arrow is the low index axis, so
called fast axis, and the long arrow is the high index axis (slow
axis) which is align up with the molecular direction. (c,d) A
typical polarized image of thin film with large grain size, the
contrast shows the grains with different orientation, grains
are separated by the well defined twin boundaries. The angle
between the two images is 56◦. The thin film was made by 5
wt% in toluene with writing speed of 0.1 mm/s with thickness
of 35 nm, white arrow indicating the writing direction.
ductors such as polythiophene,27 pentacene,28 rubrene,
tetracene, and TIPS-pentacene.16 The bias stress mech-
anism has recently been described in terms of a model
based on hole trapping through drift into the dielec-
tric layer with very low mobility.16 Here we assume this
model, although we note that other models such as for-
mation of bipolarons in the semiconductor have been
proposed.29
In Section V we investigate the reversible component.
The effect has been linked to detrapping of electrons,
which, when trapped induce positive mobile carriers in
the transistor channel.28,30,31 Note the counterintuitive
nature of this process, where electron trapping leads to
an excess of mobile positive carriers. The effect is con-
vincingly dominated by electron trapping (as opposed to
hole trapping) because the accumulation of induced mo-
bile holes due to the trapped electrons induces a thresh-
old shift to positive gate voltage. Gu et.al. have pro-
posed that this phenomenon is related to water at the
semiconductor/dielectric interface,28 which is known to
be present at dielect/organic semiconductor interfaces.32
In Sec. V (A), we show that the electron detrapping ef-
fect is also observed in our films and is correlated with
grain boundary density. We thus propose that the rate
limiting mechanism is diffusion of electrons into and out
of the grain boundaries and other associated defects. Ev-
idence for positive charge trapping is found in Sec. VB
from reversible transient currents on switching between
two different negative gate voltages, where electron traps
are assumed to be mainly empty in both conditions.33
In Sec. VI, our measurements are discussed in terms
of other work in the literature. These studies generally
support our observation of reversible trapping of positive
charge but they also clearly show that the charge does not
necessarily only reside at grain boundaries.34 This is con-
sistent with our results, since we also observe measurable
trap density for films with no large-angle grain bound-
aries (although there can be small angle grain boundaries
or other defects such as dislocations), but at a signifi-
cantly lower level than the films with large-angle grain
boundaries. Shallow trap states at grain boundaries ap-
pear to play a role in producing a current bottleneck,
thus reducing the effective mobility.
II. EXPERIMENTAL METHODS
TIPS-pentacene is synthesized as previously
reported.35,36 The deposition technique used in this
study is a direct-write method using a hollow rectan-
gular capillary with size of 0.5 × 5.0 mm2 I.D. (Wale
apparatus Co.#4905-100) as depicted in Fig. 1 (a), A
solution with a concentration of 0.2 - 5.0 wt% in toluene
is held in the capillary by capillary forces. The capillary
is bent at 1 cm from the end to form an ”L” shape so
that a gravity feed at constant pressure corresponding
to the height of the vertical part is maintained. The
capillary can hold enough solution in the horizontal
part to coat a one inch long substrate, eliminating the
need for solution pumping. Filling and cleaning of
the capillary is straightforward since the narrow cross
section causes it to draw in solution by capillary action.
A substrate is mounted on a computer-controlled linear
translation stage (Newport, M-VP-25XA) equipped with
a thermoelectric module for temperature control. Film
deposition is accomplished by allowing the microdroplet
of solution on the end of the capillary to make contact
with the surface and then laterally translating the
substrate at a controlled rate, typically 0.02-25 mm/s.
A heavily doped n-type Si substrate with a 300 nm
thermally grown SiO2 layer is degreased in acetone and
methanol, and rinsed with hot acetone and hot isopropyl.
To make thin film transistors, the semiconductor layer
is deposited on top of the SiO2 with thickness of 30 -
50 nm. Gold is evaporated through a shadow mask to
form source and drain electrodes with a 100 µm channel
length and 900 µm channel width, creating a ”bottom
gate, top-contact” transistor geometry in which the sub-
strate serves as the gate contact.
Polarized optical microscopy (Olympus, BXFM) is
used to produce images of the thin films. We can iden-
tify the fast axis (low refractive index axis) of the grain
using a full wave plate (gypsum, ∆= 530 nm) thereby
determining the grain orientation. Movies of the growth
process can also be produced with the same microscope,
3FIG. 2. Frame from a video microscope movie taken during
film deposition at 4 mm/s. (enhanced online) The image size
is 0.53 mm × 0.40 mm.
as shown in Fig. 2.
The electrical measurements are carried out on a mi-
croprobe stage (Cascade M150) with Keithley 2636 dual
source meter units in the dark with N2 protection. The
field-effect mobility is measured at both saturation and
linear regime by transfer characteristic measurement. For
the saturation regime, the gate bias is swept from −60
V to 60 V and back to −60 V when drain-source voltage
fixed at −60 V. The drain current is:
Id,sat =
W
2L
µsatCi(Vg − Vt)
2, (1)
where Id,sat,W , L, Vg , Vt, Ci are the drain current, chan-
nel width, channel length, gate voltage, threshold volt-
age and capacitance per unit area (here we use Ci=10.0
nF/cm−2). So µsat can be extracted from the plot I
1/2
d,sat
vs.Vg. In the linear regime, the Vd is fixed at −10V and
drain current is:
Id,lin =
W
L
µlinCi(Vg − Vt)Vd, (2)
so µlin can be extracted from Id,lin vs.Vg.
Charge trapping/detrapping is studied by transient ef-
fect measurements which as mentioned above, are done
in two ways: (i) Drain source current is measured under
Vg biased at 60 V for 300 s and abruptly switched to −20
V with fixed Vd = −20 V. (ii) Vg was biased at −50 V
for 300 s and switched to −20 V when Vd=−20 V. The
trap density can be estimated from the transient current
based on the model that we discuss in Sec.V.
III. GRAIN STRUCTURE AND TWIN BOUNDARY
Fig. 1 (b) is the schematic of the well defined twin
boundary. When the thin film is deposited, the [001]
direction is perpendicular to the substrate. Fig. 1 (b)
shows the top view of the molecular structure. Note that
FIG. 3. Grain structure of a 25 nm thick film made from a 5
wt% solution at 0.2 mm/s. (a) Thin film is placed at 0◦ with
the writing direction (b) Thin film rotated by 28◦ clockwise to
show one type of grain when its reflection is extinct. (c) Thin
film rotated by 28◦ counter-clockwise to show the twin grains
when in extinction. The average grain size perpendicular to
the writing direction is 20 µm.
there are grains with two different orientations. They are
separated by a twin boundary which runs parallel to the
writing direction. The grain orientation is such that the
direction of highest mobility is closely aligned along the
writing direction. The Fresnel ellipsoid is depicted, illus-
trating that the molecular long axis is aligned with the
optical slow axis. Assuming the bulk crystal structure,35
the angle between the molecular long axis and [100] is
28◦. So by using polarized microscopy, the reflected light
intensity is expected to become extinct upon rotating the
sample by ±28◦ relative to the writing direction. The di-
rection of the rotation depends on whether the grains
are in the twinned orientation or not. Fig. 1(c, d) shows
that thin films made from 5 wt% solution at a speed of 0.1
mm/s with large grain size are in fact rotated by ±28◦.
The extinct grains of the two images are complemen-
tary indicating a well defined growth orientation along
the [100] crystallographic axis with alternating twin grain
orientations. The average grain size perpendicular to the
writing direction is Lg ≈ 200 µm.
When the writing speed is increased, grain nucleation
occurs more frequently and the grain size is reduced
laterally but the growth orientation and twin grain
boundary orientations stay the same. Fig. 3 shows a
thin film made at a coating speed of 0.2 mm/s. As
shown in Fig. 3 (b) and (c), the extinction in the two
4images are exactly complementary.
When the writing speed is further increased above a
critical value, the dynamic meniscus become much larger
as the solution is pulled out of the capillary by viscous
forces leaving a wet film; then the crystallization no
longer occurs at a well defined contact line.37 Instead,
nucleation occurs randomly to form a spherulitic grain
structure as shown in Fig. 4. A video of the crystal-
lization process is also included in Fig. 2 (online only).
Images (c) and (d) are from the region within the black
rectangle in image (b), but rotated by ±28◦; a particle
near the center of this region serves as a mark. When
the sample is rotated 28◦ clockwise, the grain under the
particle is dark while the two grains next to it are bright.
When it is rotated 28◦ counterclockwise, the contrast re-
verses completely showing that the grain orientation of
each ”stripe” is also along the [100] and the grain bound-
ary is the same twin grain boundary observed at the lower
speeds.
FIG. 4. Grain structure of a 35 nm thick film made from a 5
wt% solution at 2.0 mm/s. (a,b) Thin film is placed at 0◦ with
the writing direction with 5× and 20× objective lenses (c) The
zoom in image of the region inside the black rectangle of (b),
with the sample rotated 28◦ clockwise. There is a particle
serving as a mark, the grain it sitting on extinct, the other
two next to it is bright (d) The zoom in image of the black box
of (b) by rotating sample 28◦ counter-clockwise. The grain
under the particle reverses the contrast as well the other two
next to it which imply the same type grain boundary between
the ”stripe” and average width of the stripe is 3±1 µm.
IV. EFFECT OF GRAIN BOUNDARIES ON MOBILITY
A. Electrical measurement and mobility anisotropy
A fourty gold pad ”quad” structure is utilized for the
anisotropy measurement depicted in Fig. 5. Each film
drawn from the TIPS-pentacene organic solution covers
an array of 58 devices including 38 of them in parallel
with the writing direction and 20 in the perpendicular
FIG. 5. (a) Typical top contact device configuration used,
300nm thick thermal oxide is served as insulator. Gold elec-
trodes are thermally evaporated on top of the active layer
with a shadow mask as drain and source contacts with chan-
nel length L=100 µm and width W=900 µm. (b) Schematic
of an array of quad structure used to measure the mobility of
the transistor both in direction parallel and perpendicular to
the writing direction. The actual structures consist of a 20×2
array. (c,d) I-V output/transfer characteristic of a sample
with mobility 0.8 cm2V−1s−1.
direction. This structure allows us to measure the mo-
bility on both orthogonal directions rapidly over arrays
of transistors so that a statistical analysis can be car-
ried out. The I-V output and transfer characteristics of
a device with mobility 0.8 cm2V−1s−1 are depicted in
Fig. 5 (c) and (d) respectively. Fig. 5 (d) shows a posi-
tive threshold and noticeable hysteresis implying a large
number of trap states which we will discuss in detail.
Fig. 6 shows that by varying the substrate speed, thin
film transistors with different well controlled grain struc-
tures can be made. The transistors are made of 5 wt% so-
lution with speed of (a) 0.06 mm/s, (b) 0.2 mm/s, (c) 1.0
mm/s, (d) 2.0 mm/s respectively. The difference of the
grain structure is striking. At low speed, because of the
well defined contact line of the meniscus, large grains are
formed as shown in Fig. 6 (a).37 When the writing speed
is increased, grain nucleation occurs more frequently and
the grain size is reduced especially in the direction per-
pendicular to the writing direction as shown in Fig. 6
(b). Because the grains are long enough to bridge to the
channel in the parallel direction the mobility remains at
a high value, but the mobility in the direction perpendic-
ular to the writing direction is reduced by a factor of 2.4.
When the writing speed is increased above 1.0 mm/s, as
shown in Fig. 6 (c) the grain size is further reduced in
both directions, and the mobility is correspondingly re-
duced in both directions. At 2.0 mm/s, the spherulitic
grain structure shown in Fig. 6 (d) exhibits the very
special ”stripe” structure described above. The mobility
is the same in both direction because the orientation of
the grains in the channel is nearly random. Comparing
the grain structure and mobilities at 0.06 mm/s and 0.2
mm/s (Fig. 6 (a) and (b)), µ‖ is almost unchanged, while
5FIG. 6. Transistors with different grain structure by vary-
ing the speed with 5 wt% solution. (a) 0.06 mm/s, µ‖
=0.29 cm2V−1s−1, µ⊥=0.17 cm
2V−1s−1. Lg > 200µm.
(b) 0.2 mm/s, µ‖=0.29 cm
2V−1s−1, µ⊥=0.07 cm
2V−1s−1.
Lg =20±4 µm. (c) 1.0 mm/s, µ‖=0.058 cm
2V−1s−1,
µ⊥=0.037 cm
2V−1s−1. Lg =8±2 µm. (d) 2.0 mm/s,
µ‖=0.015 cm
2V−1s−1, µ⊥=0.015 cm
2V−1s−1. Lg = 3±1µm.
The mobility is strongly correlated with the grain structure
in terms of the grain size.
µ⊥ is reduced by a factor more than 2 due to the presence
of four grain boundaries across the channel, on average.
This effect illustrates convincingly that the grain bound-
aries are a bottleneck for carrier transport. In order to
estimate the potential drop on each grain boundary we
adopt a series resistance model with the transistor work-
ing in the linear regime:
Vd = ∆Vgrain +N ∆VGB, (3)
where ∆Vgrain, ∆VGB, N are the potential drop on all
the grains and potential drop on each grain boundary.
Eq. (3) can also be rewritten in terms of effective mo-
bility µeff , intragrain mobility µ0, and grain boundary
resistance RGB. Using qe n0 = CiVg inserted into Eq.(2)
for Id,lin, where n0 is the mobile carrier density per unit
area induced by gate and ∆VGB = Id,linRGB, we predict
a linear relationship between 1/µeff and the number of
grain boundaries N :
1
µeff
=
1
µ0
(1 +Nf), (4)
where f = µ0RGB qe n0W/L. Thus, it is expected that
the mobility will scale with the grain size. To test this
idea, linear mobility is measured with Vd = −10 V for the
four samples of Fig. 6, and the estimated grain bound-
ary number N and the linear mobility of the perpendic-
ularly oriented channel are listed in Table I. It confirms
that the linear mobility scales inversely with the num-
ber of grain boundaries blocking the channel. A value
f = 0.33±0.05 is estimated from the data in Table I.
For the case of four grain boundaries, N = 4, given µ0
= 0.1, µeff = 0.04 and Vd = −10 V, we can estimate
that RGB ≈ 10
6Ω and ∆VGB ≈ 1.3 V. This large voltage
drop on the grain boundary cannot occur within a 1 nm
distance because it would lead to an electric field on the
order of 109 V/m, i.e. larger than the breakdown field for
most materials. This surprising result suggests that the
effective grain boundary thickness is on the scale of 10
nm or more. We note that Teague et.al. found a poten-
tial drop across a grain boundary of about 1V by surface
potential imaging.38 Therefore, such a finding is not un-
precedented. However it is significant that we conclude
that this is the typical behavior of grain boundaries in this
materials system when deposited from solution. Given
that there are a great many studies of carrier transport
in vapor deposited films that show high mobility even for
very small grain size, even at the nanometer scale,13 we
speculate that there is a fundamental difference between
grain boundaries in solution processed films vs. vapor
deposited films, i.e. grain boundaries in small molecule
solution processed films appear to present a larger barrier
to carrier transport.
sample speed N µ⊥,linear f µ‖,sat µ⊥,sat
(mm/s) (cm2/V -s) (cm2/V -s) (cm2/V -s)
a 0.06 0 0.1 − 0.29 0.17
b 0.2 4 0.04 0.38 0.29 0.07
c 1.0 12 0.02 0.33 0.058 0.037
d 2.0 33 0.01 0.28 0.015 0.015
TABLE I. Mobility measurement for individual transistors
with different grain structures, as depicted in Fig. 6. Here N
is the average number of grain boundaries oriented to block
the perpendicular channel, estimated from polarized optical
images.
In the saturation regime Eq.(4) should still be valid
aside from the numerical value of f . Therefore, we also
examine the correlation between the saturation mobility
and the grain size. Fig. 7 shows a clear linear relationship
between 1/µeff and grain boundary number N , again
implying the validity of the series resistance model.
B. Transistor array measurements
Saturation mobility of the parallel and perpendicular
channel on arrays of devices is shown in Fig. 8. Each
data point is a statistical collection of 38 mobility
measurements for µ‖,sat and 20 for µ⊥,sat. Note that at
0.02 mm/s a relatively large error bar for the mobility
is found because the grain orientation has a significant
variation. Since a single grain dominates each tran-
sistor, the angle variation is translated to a variation
in the measured mobility due to the intrinsic mobility
anisotropy of the material. All other data exhibit
small variations, showing that the thin film fabrication
method is highly repeatable. Thus, the difference of
the mobility as the speed is varied is predominantly
6FIG. 7. From the estimation of the grain size Lg and the
saturation mobility measured in the perpendicular direction,
we find a linear relationship between 1/µ⊥ and number of
grain boundaries. The dashed line indicates the level of 1/µ0.
due to the change of the grain structure. The intrinsic
mobility anisotropy µ‖/µ⊥ is 1.8 which can be obtained
from the measurement at 0.06 mm/s when the grain
boundary effect is insignificant. This value is in good
agreement with the photoconductivity measurement by
Ostroverkhova.39 Interestingly, when the writing speed
is 0.2 mm/s and there are four grain boundaries across
the channel perpendicular to the writing direction, a
pronounced reduction of the mobility on µ⊥ is found
while µ‖ remains same. The anisotropy value is greatly
enhanced to 4 as depicted at Fig. 8(b). This result
clearly shows that the effect of as few as four grain
boundaries cutting the channel produce a significant
bottleneck, reducing the effective mobility by a factor of
≈ 2.5. When the speed is increased, the grain size is
reduced to less than the channel length in both parallel
and perpendicular direction so the mobility is reduced
in both directions. At a writing speed of 2.0 mm/s,
the mobility becomes isotropic and the grains exhibits
a spherulitic structure (which can be quite striking
visually, as seen in Fig. 2, 4 and Fig. 6 (d)). The low
value of the mobility is due to the very small grain size.
V. TRANSIENT EFFECT MEASUREMENT
In subsection VA, the transient effect of the devices are
measured while switching from the off state (Vg = +60
V for 300 s, to ensure that the electron traps are maxi-
mally filled) to the on state (Vg = −20 V). We observe
two different effect: (i) “slow” bias stress effect, with
time constant ∼ 104 s. Here we adapt the model re-
cently proposed by Lee et. al, that is, the decay of the
current is caused by holes drifting into the insulator.16
(ii) “fast” reversible electron trapping and detrapping,
which is believed to be mainly responsible for the hystere-
sis in transfer curves.28,30 This effect is correlated with
the grain boundary density with time constant ≈ 40 s.
In subsection VB, the transient effect of the devices
FIG. 8. The statistical collection of mobility measurements as
a function of writing speed. (a) Each data points on the plot is
an average value from 20 (38) measurement for µ⊥,sat (µ‖,sat).
Small error bar indicates good repeatability and uniformity of
the film. The anisotropy value extracted from (a) is depicted
in (b) We found an intrinsic anisotropy ratio of 1.8. The
anisotropy is enhanced at 0.2 mm/s when there are four grain
boundaries across the perpendicular transistor channel but
essentially none in the parallel channel.
are characterized while switching from Vg = 0 to −50 V
and then from Vg = −50 V to −20 V with Vds = −20
V. This measurement is designed to be sensitive to hole
traps, since when switching between two different nega-
tive gate voltages, the electron traps should be mainly
depopulated in both states.40 A reversible effect is ob-
served with time constant ≈ 10 s, possibly due to holes
diffusing into traps at the grain boundaries and other
defects.
A. Bias stress effect and electron trapping at grain
boundaries
Transient phenomena were studied to understand the
relationship between the trap states and grain structure.
First we describe a simple model that we use to separate
the slow bias stress from the reversible effects. The key
feature of the model is that the density of mobile carriers
nmob(t) change with time when the device is turned on.
In general, this can be either due to electron traps dis-
charging or hole traps charging. The density of charged
electron traps as a function of time is represented as
net(t), and these trapped electrons induce an equal den-
sity of mobile holes nhi(t) = net(t) thereby adding to
the drain current. Conversely, charged hole traps rep-
resented as nht(t) remove carriers from participating in
current flow. Combining these terms with the total gate
charge density n0, which depends only on the gate volt-
age and capacitance, we have:
nmob(t) = n0 − nht(t) + nhi(t). (5)
In order to model the slow bias stress effect, we follow
7Sample orient. Temp speed conc. µsat µlin τdr βdr nhi(0) τet βet
(◦C) (mm/s) (wt%) (cm2V−1s−1) (cm2V−1s−1) (s) (1011cm−2) (s)
A ‖ 25 2 5 0.02 0.02 8000 0.51 3.30 40 0.50
B ‖ 25 2 5 0.015 0.013 8000 0.51 3.55 40 0.50
D ‖ 25 2 5 0.013 0.011 20000 0.55 4.68 30 0.55
E∗ ⊥ 25 2 5 0.0048 0.0024 15000 0.50 10.27 40 0.54
C ‖ 25 0.2 5 0.28 0.129 35000 0.55 1.24 15 0.55
C∗ ⊥ 25 0.2 5 0.07 0.029 8000 0.54 2.24 50 0.50
H ‖ 25 0.08 5 0.31 0.127 26000 0.55 1.19 22 0.53
N ‖ 60 0.1 0.3 0.80 0.19 8000 0.51 1.50 22 0.55
L∗ ⊥ 60 0.1 0.3 0.13 0.048 35000 0.55 1.77 28 0.55
TABLE II. Fitting parameter for the transient current when Vg was switched from +60 V to −20 V with Vd = −20 V. Heated
samples were heated to 60◦ during TIPS-pentacene deposition. Note the abbreviated subscripts: sat = saturation, lin = linear,
dr = drift, hi = induced holes, et = electron trap.
Lee’s prescription that dn0/dt ∝ −n
2
0 if the effect is dom-
inated by drifting holes driven into the dielectric by the
electric field. This model leads to a stretched hyperbola
form, after considering that the trap states in the dielec-
tric follow an exponential distribution of energy levels.
For the reversible effect, we assume that the transient ef-
fect is dominated by the discharging of electron traps, so
that dnet/dt ∝ −net. This equation leads to a stretched
exponential form, again with the assumption of an expo-
nential tail of trap states. In this case the electron traps
are assumed to be somewhere in the semiconductor layer,
which will be in the process of discharging after switching
the device from the off state to on. Finally we have, in
the approximation that the time scales of the drift and
electron detrapping processes are very different:
nmob ≈
n0
1 + (t/τdr)βdr
+ nhi(0) exp(−(t/τet)
βet). (6)
By fitting the transient current curve with Eq. (6),
the trap density can be extracted and is listed in Table
II for representative samples. In order to model the drain
current, the expression for nmob(t) above is inserted into
Eq. (2) with CiVg → qe nmob(t). Eq. (6) also requires
the linear mobility, which was measured from transfer
curves with Vds = −6 V for each sample. Table II lists
extracted parameters for selected samples, including the
stretching exponents, which were found to be in the typ-
ical range for similar processes.16 The extracted values
of nhi(0) show devices with smaller mobility values have
larger trap state densities, suggesting a correlation with
the presence of grain boundaries.
In Fig. 9 we present detailed results for samples C and
E*. Fig. 9 (a) and (b) show how the current decays after
the gate bias is switched from 60 V (off state) to −20
V (on state) for sample C. When the gate is biased at
60 V, the electron trap states are filled and thus induce
mobile holes. Once the gate bias is switched to −20V,
the trapped electrons depopulate, resulting in a decay of
the induced hole density and hence of the drain current,
with a time constant of 15 s (see Table II). The lower
curve in (b) shows the curve corresponding to only the
bias stress component (time constant 35000 s). The full
fit, including both terms of Eq. (6) is seen to match the
data almost perfectly, thus demonstrating the utility of
the model in separating the two transient components. A
relatively small effect of the reversible component is ob-
served, corresponding to an electron trap density, when
fully filled, of ≈ 1011 cm−2. We consider sample C, which
has one of the lowest trap densities of all of the samples
that we measured, to be characteristic of samples with
a nearly single crystal semiconductor layer. Fig. 9 (c)
and (d) show results for the extreme opposite case, sam-
ple E*, which has a very small grain size and a grain
morphology similar to the one shown in Fig. 6 (d). We
extract an electron trap density of ≈ 1012 cm−2. In this
case, we interpret the time constant τet as being charac-
teristic of electron detrapping. If we assume that most of
the extra traps are associated with the presence of grain
boundaries, then the density of traps per grain boundary,
with N ≈ 30 for sample E*, is on the order of 1010 cm−2.
This is a remarkably large density in the sense that, tak-
ing into account geometric factors such as the area of the
transistor channel and the thickness of the semiconduc-
tor film (35 nm), the density of trap states on each grain
boundary is calculated to be > 1013 cm−2. Based on
electrostatic considerations, this density is probably too
high to be present at a planar boundary, However, since
traps are spatially localized on grain boundaries rather
than being randomly distributed over the channel, they
can form a bottleneck at a lower overall average density.
Therefore, the calculation above may be an overestimate.
This possibility is discussed below in Sec. VI.
Table II also lists results for heated substrates. Due to
the increased evaporation rate of the solvent at elevated
temperatures we can produce large grain size and high
mobility at higher speed when the substrate is heated.
Surprisingly the carrier mobility is more than double the
highest value that we have measured previously. How-
ever, the trap density deduced from transient measure-
ment is not reduced compared to lower mobility large
grain samples prepared at room temperature. This in-
dicates that the difference in mobility is not correlated
with a reduction in trap states. Note that we are compar-
8FIG. 9. Transient effect measurement with switching gate
bias from 60 V to −20 V. (a) Large grain size (L>200 µm)
with mobility of 0.28 cm2V−1s−1. (b) The later 900s mea-
surement of (a) when gate bias is −20 V after bias with 60
V for 300 s, long dashed below the data points is a single
stretched hyperbola function with τdr = 35000 s and βdr =
0.55, solid line is the sum of the stretched hyperbola func-
tion and stretched exponential function. (c) Small grain size
(L = 1 ∼ 2µm) with mobility 0.0048 cm2V−1s−1. (d) The
later 900 s measurement of (b) when gate bias is −20 V af-
ter bias with 60 V for 300 s, long dashed line below the data
points is a single stretched hyperbola function with τdr =
15000 s and βdr = 0.55, solid line is the sum of the stretched
hyperbola function and stretched exponential function.
ing large grain samples with minimal grain boundaries at
both temperatures, so that the difference is not explained
by an apparent difference in grain structure.
B. Reversible hole trapping/detrapping
Another variation of the transient effect measurement
is carried out with switching between two negative gate
voltages. In Fig. 10 data for samples C and E* is pre-
sented. Compared to Fig. 9 this measurement brings the
Fermi level closer to the valence band maximum, where
hole traps are more likely to be found. The drain current
is measured starting when the gate bias is switched from
0 V to −50 V(on state). After 300 s the gate is switched
to −20 V for 900 s. Fig. 10 (a) and (b) show the results
for sample C. A gradual decrease in drain current is ob-
served when the device is first turned on. After switching
to the smaller gate voltage, a small increase is observed
FIG. 10. Transient measurement with switching gate bias
from −50 V to −20 V. (a) Large grain size(L>200 µm) with
mobility of 0.28 cm2V−1s−1. (b) The first 300 s measure-
ment of (a) when gate bias is -50 V, long dashed line crossing
the data points is a single stretched hyperbola function with
τdr=5500 s andβdr=0.6, the dashed line is for βdr=0.5 and the
solid line is for βdr=0.7. (c) Small grain size(L = 1 ∼ 2µm)
with mobility 0.0048 cm2V−1s−1. (d) The first 300 s mea-
surement of (b) when gate bias is −50 V, solid line is the sum
of the stretched hyperbola function and stretched exponen-
tial function. The long dashed line is the stretched hyperbola
function only. The inset shows the stretched exponential com-
ponent of the fit, along with the data minus the bias stress
component.
over the first ≈ 60 s, followed by stable operation. Fig.
10 (c) and (d) show the same measurement for sample
E*. The data shows a much larger relative change over
the first minute compared to sample C. It is clear from
inspection of (d) that the trapping/detrapping process is
reversible with the same time constant in each direction.
Furthermore, the similar magnitude of the effect in each
direction suggests that most of the trap states exist at
energies relative to the valence band maximum that are
accessible between the two negative gate voltages. There-
fore, it is plausible that the transient effect observed at
negative gate voltages correspond mainly to filling and
emptying of hole trap states.
We use the same model developed in Sec. VA to fit
this data. A minor difference is the assumption that hole
traps are being filled, as discussed above. Therefore, after
switching to −50 V (t = 0 in the figure) nht (ht = holes
trapped) is extracted from the fitting rather than nhi
(hi = holes induced). Taking the hole trap density to be
nht(∞) and assuming that τdr ≫ τdiff ,
9sample speed concentration µsat µlin n0 − nht(∞) τdr βdr nht(∞) τdiff βdiff
(mm/s) (wt%) (cm2V−1s−1) (cm2V−1s−1) (1011cm−2) (s) (1011cm−2) (s)
C 0.2 5 0.28 0.129 32.1 5500 0.60 NA NA NA
E∗ 2 5 0.0048 0.0024 30.8 7000 0.60 2.30 13 0.55
∗devices are measured at perpendicular channel.
TABLE III. Fitting parameter for the transient current when Vg switch from −50 V to −20 V with Vd = −20 V.
nmob ≈
n0 − nht(∞)
1 + (t/τdr)βdr
+ nht(∞) exp(−(t/τdiff )
βdiff )).
(7)
Note that this expression is for the time interval with
Vd = −50 V. We have not attempted to fit the later time
part because the state of the interface with regard to the
bias stress effect is not well known when switching from
a higher field to a lower one. The data in Fig. 10 (b)
is consistent with a single stretched hyperbola function,
i.e. due to the drifting of the mobile holes into the insu-
lator layer. The time constant τdr = 5500 s, is shorter
than the time constant found for Vg = −20 V (Table II).
This difference is consistent with the effects being due to
drift, since the time constants are expected to be shorter
when the field strength is higher.16 The complete set of
parameters extracted from the model are listed in Table
III.
In order to fit the data in Fig. 10 (d), a second compo-
nent corresponding to the reversible process is deduced.
The time constant is 13 s, which we suggest to be char-
acteristic of hole diffusion into grain boundaries. Note
that the recovery after switching the gate to −20 V
is also consistent with this picture since detrapping of
holes with a nearly identical time constant neatly ex-
plains the observed increase in the drain current. A sim-
ilar model based on hole detrapping has been proposed to
explain transient measurements of vapor deposited pen-
tacene field-effect transistors.40
C. Correlation of trap states with grain boundaries
Fig. 11 (a) shows the electron trap density (net)
extracted from transient current data as described
above, and plotted versus the inverse of the saturation
mobility. A linear relationship is observed, suggesting
that the traps are correlated with the mobility. This
is not believed to be a causal relationship, and instead
both are believed to be directly determined by the
grain boundary density. In Fig. 7, we found the linear
relationship between 1/µeff and the number of grain
boundaries in the channel N . Combining the results
of Fig. 11 (a) with Fig. 7, a simple linear relation
between net and number of grain boundaries is deduced
as shown in the Fig. 11 (b). Note that since this is a
combination of results from two data sets, we omit the
data points and simply show a plot of the correlation.
The trap density per grain boundary is estimated to
be 1.0 × 1010 cm−2, and the intercept value, 1.2 × 1011
cm−2, is the electron trap density due to the defects not
associated with grain boundaries. The dashed line in
Fig. 11 (b) is the same plot for hole traps. In this case,
the density is 2 × 109 cm−2 per grain boundary. Since
the traps are thought to be inhomogeneously distributed
in the channel because they are associated with grain
boundaries, a more natural unit is per grain boundary
length. Multiplying by the channel length (100 µm),
the hole trap line density is λh ≈ 2 nm
−1 along a
grain boundary. However, this latter value probably
overestimates the local trap density as we discuss below.
FIG. 11. (a) The electron trap density extracted from the
transient effect measurement with multiple samples: parallel
channel without heating the substrate (filled circle); perpen-
dicular channel without heating the substrate (filled square);
parallel channel with heating the substrate (open circle); per-
pendicular channel with heating the substrate (open square).
The solid line is derived from Fig. 7 given a simple linear rela-
tion between the net and number of grain boundaries. (b) The
linear correlation net = 1.0× 10
10N +1.2× 1011 , where N is
the number of grain boundaries. The dotted line corresponds
to a similar estimate for hole traps.
VI. DISCUSSION
In this section we discuss the results in terms of pos-
sible models for the grain boundary structure. First, we
note that the large grain boundary resistance deduced
in Sec. IVA is consistent with conducting probe atomic
force microscopy results on vapor deposited sexithiothene
singe grain boundaries.41 Several previous studies have
noted a correlation between grain size and mobility,24,42
or have deduced the effect of grain boundaries by vary-
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ing the transistor channel length in organic field effect
transistors.43 Such effects have been particularly preva-
lent, and problematic, in solution deposited films. There-
fore, we suggest that high grain boundary resistance is
a typical feature of solution processed organic semicon-
ductor films, although this may be more closely related
to the crystal packing than to the processing conditions
perse, as we explain below. Conversely, there are many
examples of vapor deposited films where grains size ap-
pears to be of secondary importance,44 pointing to the
possibility that vapor deposited films are less susceptible
to such effects.
It has been suggested by Rivnay et al that high
grain boundary resistance can be related to crystal pack-
ing since herringbone-type molecular films can read-
ily have low molecular misorientation across large-angle
boundaries.26 On the other hand pi−stacked crystal
structures, of which TIPS-Pentacene is an example, are
thought to be most susceptible to having only large
molecular misorientation across grain boundaries, lead-
ing to high grain boundary resistance. We can extend
this idea by pointing out that many vapor-deposited or-
ganic semiconducors have a herringbone arrangement,
which accounts for the general trends alluded to above.
Our data is relevant to this discussion because in or-
der to hold the large voltage drop that we observe, the
boundary cannot be molecularly abrupt as generally as-
sumed. Following the crystal packing arguments of Riv-
nay et al, we assume that the dominant grain boundary
that we depict in Fig. 1 (b) is a relatively high energy
structure because of the large (56◦) misorientation of the
molecules across the interface. In this case a high de-
gree of disorder near the boundary follows logically from
these arguments, since the molecules near the bound-
ary may become rotated or displaced in order to reach
a more favorable local configuration. While there may
well be other effects that influence the grain boundary
resistance, e.g. related to the processing conditions, this
simple model appears to be consistent with our results,
as well as a large body of the existing literature.
Hole traps at grain boundaries have been reported by
several groups in which spatial maps of trapped positive
charge has been observed.34,45,46 Our observation of hole
traps correlated with grain boundaries is consistent with
these studies. However, our estimates of trap densities
appear to overestimate the trap densities after account-
ing for the localization of the traps in the region of the
grain boundaries. Since the grain boundaries are a bot-
tleneck to current flow, the drain current should be very
sensitive to trap densities that alter the mobile carrier
concentration in the grain boundary. But, given that the
transient effects that we observe in Figs. 9 and 10 only
modulate the drain current by a small amount, the den-
sity of trapped charge producing the transient effect must
be small compared to total density of mobile carriers, i.e.
< 1012 cm−2 in the grain boundary region. If we esti-
mate the width of the grain boundary to be 10 nm, then
the line density is λh < 0.1 nm
−1, which is considerably
lower than the value estimated above.
Note that this effect can also be recast in terms of a
barrier model since it produces a local reduction in mo-
bile carriers by electrostatic repulsion from fixed charge,
which is the essential mechanism of the grain boundary
barrier model.47–51 However, we reiterate that since the
transient effects are weak, barriers cannot be the primary
cause of the large grain boundary resistance. Therefore,
a simple trap model without significant barrier effects is
the most natural way to explain the drastically reduced
mobility when grain boundaries are present.51 This is
plausible because a high density of shallow traps is likely
to accompany the relatively deep traps that are responsi-
ble for the reversible transient currents. This model can
be implemented by assuming two different mobilities, one
for the grains (µ0) and the other for the disordered region
within the grain boundaries (µGB). With this model, we
can extend the discussion of Sec. IVA, and find a com-
plementary form for the f factor in Eq. (4), from which
we can estimate the grain boundary mobility,
f =
LGB
L
(
µ0
µGB
− 1
)
. (8)
A similar expression has been derived by Chen et
al.24 We take the grain boundary thickness LGB to be
about 10 nm. With f = 0.33 and µ0 = 0.1 cm
2 V−1s−1,
we estimate the mobility within the grain boundaries
to be µGB = 3 × 10
−5 cm2 V−1s−1. This value is in
line with typical values obtained for disordered organic
semiconductor materials.
VII. CONCLUSIONS
Solution-processed TIPS-pentacene thin films are
fabricated by a rectangular stylus. The grain size of
the thin films can be varied over a wide range, from
a few micrometers up to millimeter depending on
the substrate speed and temperature, with the [100]
crystallographic axis of the grains aligned with the
writing direction for speeds ≤1 mm/s, and randomly
oriented for higher speeds. Measurements of anisotropic
mobility reveal that grain boundaries are a bottleneck
for carrier transport. A potential drop at individual
grain boundaries of more than a volt is deduced. Tran-
sient measurements reveal a reversible charge trapping
associated with grain boundaries. Straightforward
analysis of the data suggests that shallow traps within
disordered grain boundaries with a grain boundary thick-
ness of at least 10 nm can explain the results, although
transient currents are evidence for modest barrier effects.
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